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Logic Circuit Exhibits Optimum Performance 
The problem: Microelectronic digital circuits are 
available in many forms of logic and are applicable to 
many systems used in telemetry and programing. No 
thorough, comprehensive evaluation of these circuit 
configurations has been made in terms of power drain, 
propagation time, or component variations with tem-
perature and load. 
The solution: To compare the performance of basic 
logic circuits to determine the optimum circuit con-
figuration for implementation into microelectronic 
functions. 
How it's done: Seven basic logic circuits were eval-
uated to determine their performance as NAND and 
NOR gates, universal flip-flops, and applicable cir-
cuits to utilize flip-flops as shift accumulators. The cir-
cuits evaluated were Direct Coupled Transistor Logic
(DCTL), Resistor-Transistor Logic (RTL), Resistor-
Diode-Transistor Logic (RDTL), Emitter Coupled 
Transistor Logic (ECTL), Transistor-Transistor Logic 
(TTL), Diode-Transistor Logic (DTL), and Comple-
mentary RDTL. 
The design constraints imposed on the circuits lim-
ited maximum resistance values to 100,000 ohms, 
power supply voltages to multiples of ±1.35 volts, 
propagation time to less than I microsecond, and rep-
etition rate to 150 kcps. 
On the basis or the test results, complementary 
RDTL offered the best trade-off performance within 
these constraints and state-of-the-art fabrication tech-
nology. This circuit configuration permits NAND and 
NOR functions to be easily fabricated with similar de-
sign and performance characteristics. Switching speeds 
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are high, and propagation time degrades only slightly
	
2. 
at high temperatures. Noise immunity is good. Fan-
out requirements impose a high, but not prohibitive 
beta requirement. Flip-flop power drain is not exces-
sive. AC set and reset are possible, and shift accumu-
lator features are readily available. 
Notes: 
I. These test results should be of interest to the elec-
tronics industry, specifically to designers and 
manufacturers of integrated digital logic circuits.
Inquiries concerning this innovation may be di-
rected to: 
Technology Utilization Officer 
Langley Research Center 
Langley Station 
Hampton, Virginia, 23365 
Reference: B65-10193 
Patent status: NASA encourages commercial use 
of this innovation. No patent action is contemplated. 
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